Application, Process Control and Requirements of Electroless Nickel Immersion Gold (ENIG) in PCB, High Density Microelectronics and Wafer

Stewart J. Hemsley, Engelhard-CLAL (Singapore) Pte Ltd
K. Shiokawa, N.E. Chemcat Japan

This paper will outline the chemistry for Electroless Nickel Immersion Gold highlighting process control parameters. New applications related to High Density Printed Circuit Board substrates and Wafer will be investigated. Performance data of Immersion and Electroless Gold processes both Cyanide and Non Cyanide will be presented.

For more information, contact:

Mr Stewart J. Hemsley  Grad IMF CChem MRSC.
Asia Pacific Development Manager,
Engelhard-CLAL Singapore Pte Ltd.,
67, Techpark Crescent,
Tuas Techpark,
SINGAPORE  638074

Tel  (65)  863 1600
Fax  (65)  863 0102
E.Mail  stewart@e-clal.com.sg  (O) shecs@pacific.net.sg  (H)
Introduction

Electroless Nickel Immersion Gold (ENIG) is not a new technology.

The process has been used for many years in fields outside of the Printed Circuit Board industry. Electroless Nickel is a highly developed engineering coating used as an alternative to Hard Chromium to impart hardness and wear properties to precision engineered parts requiring the added benefit of precise thickness profiles without the need for subsequent machining.

Immersion and Electroless systems produce even thickness distribution profiles that are second to none.

Immersion Gold has been widely used in the Decorative Industry for more than 25 years, very often this has been coated onto Nickel plated parts. Its ability to cover complex shapes, with ease, to produce a uniform immersion gold deposit on surfaces, that more traditional electrolytic gilding failed to satisfy led to rapid development of a variety of applications.

Immersion Gold coated parts were often too fragile to barrel plate, too small for jigging or simply of too complex a shape for electrolytic plating to achieve the desired uniform thickness.

Uses were varied in both electronic and decorative markets, ranging from small electronic contacts to decorative jewelry and larger ornamental artifacts.

Within the Printed Circuit industry it has also become a well-established technology\textsuperscript{1} and has been in use for well over a decade in large production volumes for Surface Mount Printed Circuit Boards to give a viable alternative to Hot Air Solder Leveled (HASL) boards.

Many thousands of successful Printed Circuit Boards are in use in the high technology devices we have all become accustomed to using in our daily lives including computers and the many mobile devices we use for communication and leisure.

Such a conformal coating will achieve the flatness required for the precise pick and place requirements of Surface Mount that HASL fails to deliver with re-flowed Tin-Lead plated deposits.

ENIG has become a leading surface finish in the Surface Mount Printed Circuit Industry, although many alternative technologies are also established, a significant market nevertheless exists and indeed its applications are expanding as demands become more exacting with the advent of microelectronics, BGA and Wafer technologies.

The standard technical approach has been for Printed Circuit manufacturers to source their process chemistry for such ENIG from a single source to establish a line ownership from the chemistry supplier. This offers advantages such that any technical issues can be addressed more easily without any conflict of interest that can occur with multiple sourcing of chemicals from different vendors.

Close liaison between the chemical supplier and the Printed Circuit producers is an essential part of a successful partnership to enable all necessary technical advances to be achieved.

As new technology moves forward the chemical supplier must also address the new challenges and provide necessary support and technical innovation in partnership with the Printed Circuit producer to generate new, improved products.

This paper will outline some of the new applications for ENIG and explain the challenges presented by these technology advances.

Some suggestions for process control and practical solutions to enable the new requirements to be met and exceeded will be described.

Initial Developments

A standard ENIG line will consist of a pretreatment, activation, Electroless Nickel and Immersion Gold\textsuperscript{2} as shown schematically in Fig 1.

![Fig 1: Typical ENIG Process sequence](image-url)

The front end of this sequence is relatively straightforward. It involves an Acid Clean and a Microetch / Chemical Polish process. There are many varieties of these to choose from; the technology is mature from the chemical viewpoint and is within the realms of basic Printed Circuit Technology for cleaning and preparing Copper substrates prior to subsequent electrodeposition.
We will focus attention on the Activation, Electroless Nickel and Immersion Gold processes highlighting the unique demands required by each application.

Applications

- Conventional Surface Mount PCB
- High Density PCB (HDI)
- BGA / UBM
- Lead Free Electronics

Conventional Surface Mount PCB

The Conventional PCB market as such presents few challenges to the ENIG process chemistry; the technology is mature with well over a decade of practical production experience.

A survey of the market in Asia revealed, most Printed Circuit producers were relatively comfortable with their process chemistry, but have some reservations.

The Electroless Nickel with a typical bathlife of five metal turnovers was seen to be a drawback, not only in chemical cost, but in environmental issues. A spent bath needs to be disposed of in an environmentally friendly way and with ISO 14000 becoming more commonplace then complete recycling becomes a preferred option.

Recent work has demonstrated regenerable Electroless Nickel are possible and certainly any way to extend the life of a process is to be applauded. However, cost is also a key factor for success in what is a very competitive industry and the regeneration cost is being evaluated to determine the total benefit as part of the bigger picture.

ENIG presents some challenges for Soldermasks as the Electroless Nickel and Immersion Gold are often at Elevated Temperatures (75-95°C).

However, compatibility is no longer a serious concern as many leading suppliers have products to meet the needs.

Plant and Equipment for conventional Surface Mount PCB are also well developed.

Improved rinsing techniques to make maximum use of water are the areas where work is being done again driven by environmental and cost concerns.

Lower water usage usually means lower cost.

Reclaim of Palladium from spent activators is also an environmental and cost effective way to prevent Palladium wastage. The turbulent cost of Palladium has led people to consider alternative activators, however more recent developments have seen activators emerge that operate successfully at low concentration 10-20 mg/l Pd (10-20 ppm); at this very low concentration cost issues become less significant when you consider a 100 litre tank would contain only 1-2 g Pd it brings it into perspective.

Methods to selectively reclaim Palladium, even at this low level are available using specially developed carbon based material impregnated with a reducing agent specific for Palladium Reduction. These systems are attracting interest from ISO 14000 environmentally focussed companies.

High Density Interconnect (HDI)

High Density Interconnect (HDI) can enable significant increases in circuit density in PCBs. This increased circuit density with high IO makes significantly smaller lighter and faster electronics.

Blind microvias are the key to achieving such high density and dimensions are ever reducing as demands increase for yet faster and lighter devices.

Blind microvias present some new challenges not directly related to the chemical aspects, but to physical aspects of plant design.

Adequate solution ingression and adequate rinsing and cleaning action in these blind via holes, of ever decreasing dimensions, is vital.

Dimensions of such micro vias are in the range 25 - 150 microns (1-6 mil) in diameter typically the aspect ratio does not exceed one. (ie. the hole diameter = the hole depth).

In a wet chemistry blind via dimensions need careful consideration.

The problem is basically a fluid dynamics issue and thermodynamic influences on solution flow will be an essential part of an effective process line.

Solution concentration gradients within the diffusion layer of the solution contained in the microvia, will have a dramatic effect on bath performance, and wide variations must be avoided. Fresh solution must be brought into and out of the blind vias to enable effective performance particularly when dwell times are small.

In addition rinsing must be complete and thorough to prevent contamination issues by carry over of process chemicals. Remember too that residual chemicals will affect the performance of the subsequent chemical process so must be completely removed from the microvia.

A number of factors will have very significant effect on the performance of even the most chemically correct material.

The design of the chemical process should take these factors into consideration and use them to assist the fluid dynamics.

- Viscosity
- Surface Tension
- Solution Density
Typical Acid Clean and Microetch processes operate at 20-30 °C and with dwell times around 1 minute. Subsequent rinsing will be varied, but seldom exceeds 1 minute. The effectiveness of solution ingress into and out of blind vias is a key to success. The use of surfactants to reduce surface tension and enable good penetration and wetting is often employed, but removal of such surfactants before the subsequent processing step is essential too.

Plant design can incorporate many variations including spray and immersion with or without the use of special nozzles and/or eductors designed to provide optimised rinsing within the confines of the specific plant design whether horizontal or vertical. Some authors have proposed the use of a brushing system to mechanically assist solution removal and change the fluid dynamics. The use of ultrasonic agitation has proved effective in other plating applications as a means of enabling good throw of chemicals into and out of recesses and this option has been experimented with in PCB plant design.

More recently in Japan the use of a vibratory agitator has begun to gain acceptance with claims of increased performance when compared to a conventional ultrasonic agitation. The method relies on a series of parallel vanes subjected to a vibrational energy. The frequency of vibration can be adjusted to give the ideal agitation for a specific plant design and size.

The agitation achieved is uniform throughout the plating tank and being of a vibratory nature it dislodges any solution, and bubbles held in recesses and enables fresh solution to circulate into and out of the blind via holes with maximum efficiency.

A negative aspect is that the agitator must be mounted on a separate framework on many plants and given sufficient cushioning to prevent the plant being shaken apart. This demonstration of the potential energy of the system shows the energy available for achieving the desired result.

In a similar fashion to pulse plating the trick is to find the “window” where the focus of this energy can achieve the solution flow dynamics necessary to penetrate these blind holes effectively. Once optimised, the same agitation conditions may be applied throughout the line to achieve the desired results.

**Activation**

Palladium activators are used in conventional Surface mount PCBs. In HDI the same activation mechanism is used, but a number of differing types are emerging to suit specific applications. Key factors for concern are ensuring selectivity of activation onto exposed copper only; bridging between fine tracks and any deposition of metal onto the base substrate or soldermask cannot be tolerated.

A summary of some features and benefits of respective systems is shown in **Fig 2**. Typically such baths are replaced regularly after around 5 days production throughput or 5 metal turnovers. Often throughput is described in terms of surface area processed, but care needs to be taken when using such comparisons as the coated area will vary enormously from board to board. The effect of drag out and any recycling of process chemicals should be taken into consideration.

For such an activate it is recommended that the Palladium concentration is monitored for process control, it is usually straightforward by AAS or ICP analysis.

<table>
<thead>
<tr>
<th>Feature</th>
<th>Low HCl type</th>
<th>High HCl type</th>
<th>Non-HCl type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Palladium Concentration</td>
<td>10 ppm</td>
<td>20 ppm</td>
<td>300 ppm</td>
</tr>
<tr>
<td>Fine Pattern</td>
<td>Good</td>
<td>Excellent</td>
<td>Excellent</td>
</tr>
<tr>
<td>Selectivity</td>
<td>Good</td>
<td>Excellent</td>
<td>Excellent</td>
</tr>
<tr>
<td>Catalytic for Plating</td>
<td>Excellent</td>
<td>Good</td>
<td>Good</td>
</tr>
<tr>
<td>Soldermask Compatibility</td>
<td>Excellent</td>
<td>Good</td>
<td>Good</td>
</tr>
<tr>
<td>Copper Compatibility</td>
<td>Excellent</td>
<td>Good</td>
<td>Excellent</td>
</tr>
<tr>
<td>Lack of Plant Corrosion</td>
<td>Excellent</td>
<td>Poor</td>
<td>Excellent</td>
</tr>
<tr>
<td>Environment</td>
<td>Excellent</td>
<td>Good</td>
<td>Excellent</td>
</tr>
<tr>
<td>Bath Life</td>
<td>Excellent</td>
<td>Excellent</td>
<td>Excellent</td>
</tr>
<tr>
<td>Cost</td>
<td>Low</td>
<td>Low</td>
<td>High</td>
</tr>
</tbody>
</table>

**Fig 2**: Comparison of some key features of typically available Palladium Activators.
Many of the factors described for HDI are also applicable to UMB and specific plants to address the needs are available. A significant amount of work has been done in this area by IZM Fraunhofer Institute.

The front end of the sequence differs here as the wafer substrate is an aluminised surface and requires a careful Zincate treatment prior to Electroless Nickel and Immersion Gold.

ENIG provides an ideal surface for UBM, the sequence is outlined in Fig 3 and Fig 4.

**Lead Free**

ENIG was introduced to give a flat surface and an alternative to Hot Air Solder Levelled deposits (HASL).

It is a natural progression therefore that such surface finishes should be considered as part of the Lead Free requirement that is receiving increased attention as Japanese and European legislation become closer to implementation.

Surface finishes such as Immersion Silver and OSP are being put forward as alternatives to ENIG for all applications.

Lead Free solder alternatives do present some challenges to these alternative finishes.

It has been demonstrated that the wettability of OSP is not as good as ENIG for the many alternative materials being considered for Lead Free. All such alloys need a system that will tolerate higher temperature of operation (260°C).

Many alloys being considered, it can be said that Cu/ Sn and tertiary alloys of Cu / Ag / Sn are emerging as favoured finishes by many investigative bodies. Some examples are shown in Fig 5.

<table>
<thead>
<tr>
<th>North America</th>
<th>Europe</th>
<th>Japan</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sn/Cu</td>
<td>Sn/Cu</td>
<td>Sn/Cu</td>
</tr>
<tr>
<td>Sn/Ag</td>
<td>Sn/Ag</td>
<td>Sn/Ag</td>
</tr>
<tr>
<td>Sn/Ag/Cu</td>
<td>Sn/Ag/Cu</td>
<td>Sn/Ag/Cu</td>
</tr>
<tr>
<td>Sn/Ag/Cu/Sb</td>
<td>Sn/Ag/Cu/Sb</td>
<td>Sn/Ag/Bi</td>
</tr>
<tr>
<td>Sn/Ag/Bi</td>
<td>Sn/Ag/Bi</td>
<td>Sn/Ag/Bi/Cu</td>
</tr>
<tr>
<td></td>
<td>Sn/Ag/Bi/Sb</td>
<td>Sn/Ag/Bi/Cu/Ge</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Sn/Zn</td>
</tr>
</tbody>
</table>

Fig 5: Examples of Lead Free Alloys under consideration by geographic region

Immersion Tin whilst giving better performance than OSP still falls behind ENIG in a direct comparison of voiding when a Lead Free Solder is applied.

It should be remembered however that the OSP is simply a coating to protect Copper and in conventional Tin/ Lead solder some very positive results have been reported. OSPs when subjected to thermal cycling have demonstrated inferior durability in direct comparison to ENIG. This is not a surprising fact as the OSP finish does not have the luxury of a Nickel barrier to enhance its corrosion protection of the underlying copper material.

Within microelectronics there are applications for OSP, Immersion Silver, Immersion and Electroless Palladium also have benefits.

As Lead Free technology develops then the specific advantages of each surface finish will emerge.

It is very likely that each will have a niche market where the individual properties provided will satisfy the need; at a cost that is economically viable.

A significant amount of testing of the various Lead Free alloys for both Plated finishes and Solder Pastes still needs to be completed before a full conclusion can be drawn.

Initial tests indicate that ENIG is a suitable solderability protector for both conventional and Lead Free applications.

**Concerns with ENIG**

Whilst ENIG has been widely accepted as a suitable finish there are areas for concern.

Much work has been done to isolate the cause of the "Black Pad" phenomena that has occurred on some assembled devices such as BGA.

The conclusion of these investigations is that the Black Pad originates from corrosion of the Nickel deposit by the Immersion Gold plating process. This corrosion will manifest itself as a Black Pad with poor solderability.

The corrosion can be enhanced by various means including:

- Pad geometry
- Fast plating rates in the Immersion Gold
- Low Phosphorous content in the Electroless Nickel

Some investigators have artificially produced such Black Pads by introduction of "Stray electrical corrosion potentials" clearly demonstrating the phenomena.

Also the phenomena does not exist with Electrolytic Nickel.
Solder Bump Formation using ENIG

1. Zincate

2. Electroless Nickel + Gold

3. Solder Paste

4. Reflow

Fig 3 UBM Process Sequence for Solder Bump

ENIG for UBM

Fig 4: Schematic showing stages in ENIG for UBM metallisation
Understanding a problem is the first stage in solving it. Electrolytic processing is not feasible for microelectronics so immersion and electroless systems need modification or careful control. Non Cyanide systems offer a way forward and the possibility of two stage plating systems using Immersion Palladium or a combination of Immersion Gold followed by Electroless or Immersion Non Cyanide Gold are all possibilities to elevate "Black Pad."

Non cyanide systems are available and some typical operating conditions are shown in Fig 6 compared to conventional cyanide systems.

<table>
<thead>
<tr>
<th></th>
<th>Cyanide Immersion</th>
<th>Non Cyanide Immersion</th>
<th>Non Cyanide Electroless</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Gold (g/l)</strong></td>
<td>2.0</td>
<td>3.0</td>
<td>4.0</td>
</tr>
<tr>
<td><strong>pH</strong></td>
<td>5.2</td>
<td>7.0</td>
<td>7.0</td>
</tr>
<tr>
<td><strong>Temperature (°C)</strong></td>
<td>90</td>
<td>75</td>
<td>70</td>
</tr>
<tr>
<td><strong>Plating Rate (Microns)</strong></td>
<td>10 mins 0.07 µm</td>
<td>10 mins 0.01 µm</td>
<td>10 Mins 0.15 µm</td>
</tr>
<tr>
<td><strong>Thickness Attainable (µm)</strong></td>
<td>0.2</td>
<td>0.2</td>
<td>3.0</td>
</tr>
</tbody>
</table>

Fig 6: Comparison of Cyanide and Non-Cyanide Immersion and Electroless Gold

Summary and Conclusions

- ENIG has a strong presence in microelectronics.
- Technology advances are tailored to meet the needs of the growing market for microelectronics that cannot be met with conventional Electroplated deposits.
- HDI offers some challenges to the wet chemistry processing that can be satisfied by a combination of chemical and mechanical means to address the challenge presented by microvias.
- As a suitable coating for UBM, ENIG is already being used successfully and specific plants are built to achieve the desired result.
- For the emerging Lead Free requirements ENIG appears to offer a suitable solderability protection for the higher temperature alloys that are likely to be the future generation.
- Non Cyanide Immersion and Electroless Gold Process are available to address the Black Pad phenomena caused by corrosion from the cyanide immersion Gold processes.

Acknowledgement

The authors would like to thank all of their colleagues at Engelhard-CLAL and N.E.Chemcat for providing their support for the research work and for the opportunity to prepare and present this paper.
References

1. Further Developments in Gold Plating Technology for microelectronics.
   Stewart J.Hemsley, K.Shiokawa.
   AESF SURFIN 1999 pages 239-248

2. NE Chemcat "Super Auro Process"
   Technical Data Sheet for ENIG.
   N.E.Chemcat,Tokyo.Japan
   Tel (03) 3435 5494
   Fax (03) 3435 5473

3. Engelhard-CLAL market survey Asia Pacific 1999 (Internal document)

4. Singapore Surface Finishing Society Seminar,December 1999
   Environmentally-Friendly Technologies for the Surface Finishing Industry.
   G.Patterson PAL (HK) Ltd.

5. N.E.Chemcat Metal Control
   Technical Data Sheet
   N.E.Chemcat,Tokyo Japan.
   Tel (03) 3435 5494
   Fax (03) 3435 5473

   IPC Chip Scale and BGA National Proceedings May 1999 Santa Clara pages 88-97

7. Factors to consider in Selection of a Microvia Process.
   K.Giannini, L.Ekblad
   IPC Chip Scale and BGA National Proceedings May 1999 Santa Clara pages 98-140

8. Microvias: A Challenge for Wet Processes
   L.Reboredo CIDR
   IPC Technical Conference 1999 Long Beach Pages S12-1-1 to S12-1-4

9. New Wet processing for HDI
   I Kadija,J.Russell
   IPC Conference Long Beach March 1999
   Pages: S12-2-1 to S12-2-9

10. Super Control System
    Japan Techno Co Ltd. Tokyo Japan
    Tel (03) 3745 1661
    Fax (03) 3745 7175

11. Low Cost Wafer Bumping using ENIG UBM and Solder Paste printing.
    Fraunhofer Institute.
    APAK 99 Singapore Dec1999

12. Lead Free Process Qualification and Implementation
    B.Moloznic Alpha Fry
    Gintic Seminar Singapore March 2000

13. Meeting Fine Pitch Assembly needs with a solderable Tin Finish
    D.Ormerod.
    IPC Technical Conference 1999 Long Beach Pages S13-2-1 to S13-2-8

    A Summit on Surface Finishes and PWB Solderability Irvine September 1999 Vol 1
    Pages 40 - 47

15. Assessing the impact of various surface finishes on Plated via reliability.
    J.Moody Hewlett Packard / B.Birch PWB Interconnect Solutions.
    ICP Conference
    A Summit on Surface Finishes and PWB Solderability Irvine September 1999.
    Vol 1 Pages 97 - 102

    Nicholas Biunno
    IPC Technical Conference Long Beach 1999
    Pages S18-5-1 to S18-5-8

    P.Backus, K.Johal, D.Metzger, H.Schreier.
    Singapore Surface Finishing Society July 1999