Electrically Mediated Metallization of Printed Wiring Board and VLSI Features

E. J. Taylor⁽¹⁾, J.J. Sun⁽¹⁾, B. Hammack⁽²⁾, C. Davidson⁽²⁾, M. Inman⁽¹⁾

⁽¹⁾ Faraday Technology, Inc.

⁽²⁾ Multilayer Technology Inc.

ABSTRACT

This paper describes an electrically mediated metallization process for manufacturing of printed wiring boards and VLSI features on wafers. In contrast to traditional chemical mediation of metallization processes, the electrically mediated process does not rely on difficult to control leveling additives such as brighteners and/or levelers. The methodology for selection of the electrically mediated process parameters is based on considerations of hydrodynamics and microprofiles and macroprofiles on the metal distribution. The feasibility of the electrically mediated process has been demonstrated at the prototype scale. Results from laboratory and prototype facilities and initial data from a PWB facility will be discussed.

For more information, contact:

Phillip Miller Faraday Technology, Inc. 315 Huls Drive Clayton, OH. 45315

Phone:	(937)-836-7749
FAX:	(937)-836-9498

Introduction

The continuing trend towards miniaturization of consumer electronics is placing considerable technological challenges to all segments of the electronics industry. Specifically, in advanced integrated circuits (ICs). copper interconnections are replacing aluminum.^{1,2} Since the performance capabilities and miniaturization of IC devices are proceeding at a rate significantly faster than the printed wiring board technology required to interconnect them,³ the need for chip scale (CSPs) packages and high densitv interconnect printed wiring boards (HDI-PWBs) has emerged. As depicted in Figure 1, the CSP and HDI-PWB provide the z-axis interconnection between the IC and the PWB.

The challenge of plating electronic interconnects and VLSI features on ICs is one of leveling, *i.e.* the uniform deposition of a conductor into microprofiles.⁴ There are two types of leveling; geometric leveling and true leveling.



Figure 1 - Schematic of Advanced Electronic Package.

Geometric leveling results from a uniform or primary current distribution; consequently the plating rate must be very slow. Geometric leveling only occurs when the deposit is at least as thick as the depth of the microprofile; consequently the overplate is considerable. Geometric leveling is impractical for fabrication of electronic interconnects and VLSI features.

True leveling results from the preferential adsorption of a specific leveling additive or additives on the high current density peaks or corners of the microprofile. True leveling requires precise control of these additives; also known as levelers and brighteners.

In conventional direct current (DC) plating of plated through holes (PTHs) for the PWB industry, leveling additives are incorporated in the plating bath to improve the throwing power and to yield a finegrained deposit.^{5,6} However, considerable challenges exist for extension or insertion of PTH electroplating processes to the smaller microvias and IC features. Specifically, the proprietary chemistries used in "conventional" and "high throw" baths do not necessarily provide acceptable results smaller interconnect features⁷ and for proprietary chemical formulations must be optimized for different feature sizes.⁸ Furthermore, bath maintenance and control issues associated with the leveling additives are exacerbated at HDI, CSP and IC feature sizes.

To meet the plating challenge of advanced electronic interconnects, non-DC plating processes have recently received considerable interest^{9,10,11,12,13}. While these non-DC processes have been referred to by a variety of names, *e.g.* periodic reverse plating and pulse reverse plating, they all utilize brighteners and/or levelers and are therefore a form of true leveling. Consequently, the challenge of precise control of leveling additives remains.

Recently, copper plating for electronic applications, without brighteners and levelers, has been reported^{14,15,16,17}.

This process is termed electrically mediated copper plating in contrast to the conventional chemically mediated approach using leveling additives. Below we present further results using electrically mediated copper plating of electronic interconnects^{18,19} and VLSI features²⁰.

Approach

electrically mediated In the approach, the forward on-time/peak current and reverse on-time/peak current are tuned to plate specific electronic features. The rationale basis for selecting the process parameters includes considerations of microprofiles and macroprofiles as а function of feature size and aspect ratio. This approach is in contrast to previous studies^{9,10,11,12,13}, which utilized a waveform consisting of a long forward pulse followed by a short reverse pulse in the presence of leveling additives. As suggested from fundamental considerations,²¹ changes in waveform parameters should have a substantial impact on copper plating of submicron features.

While the detailed rationale for selection of waveform parameters was presented previously^{14,15,16}, the general findings are that there are specific process parameters for specific electronic features. For example, PTHs require a relatively long forward on-time followed by a relatively short reverse on-time. The sum of the forward on-time and reverse on-time, as well as any off-times, is approximately 10 to 20 msec, or 50 to 100 Hz. The general form of the electrically mediated process waveform for PTHs is presented in Figure 2.

For high aspect ratio PTHs, microvias, *i.e.* features less than 150 μ m, and IC features, the electrically mediated process parameters consist of a relatively short forward on-time/high forward peak current followed by a relatively long reverse on-time/low reverse peak current. For high aspect ratio PTHs and microvias, the sum of

the forward on-time and reverse on-time, as well as any off-times, is approximately 1 to 2 msec, or 500 to 1000 Hz. For IC features, the sum of the forward on-time and reverse on-time as well as any off-times, is approximately 0.2 to 0.5 msec, or 2000 to 5000 Hz. The general form of the electrically mediated process waveforms for high aspect PTHs/microvias and IC features are presented in Figure 3 and 4, respectively.



Figure 2 - Generalized Waveform for PTH.



Figure 3 - Generalized Waveform for High Aspect Ratio PTHs and Microvias.



Figure 4 - Generalized Waveform for IC Features.

Experimental

An acid copper sulfate solution containing 60 g/L CuSO₄, 9% by volume of H_2SO_4 , 60 ppm CГ, and 350 ppm PEG was used as the copper electroplating bath for all experiments. The plating bath temperature was 25 °C.

For the HDI-PWB features, plating experiments were conducted on 8 x18 panels of 0.125 and 0.250 thicknesses containing microvias, PTHs, BGAs, and IST features. The plating line (vertical) consisted of a single panel flight bar with eductors oriented at 90° perpendicular, knife edge agitation and mesh insoluble anodes. As described previously, the insoluble anodes offer potential advantages for reverse pulse plating²². For the CSP and IC features, plating experiments were conducted on 1.9x1.9 cm samples in a rotating electrode apparatus.

Results

A major advantage of the electrically mediated approach is that different sized features, on the same board layer or wafer, can be metallized in one process step, without any change in chemistry. In Figure 5, the results for electrically mediated copper plating of a 50 μ m microvia and a 325 μ m PTH in one process step, are presented. The waveform sequence used was a short forward on-time/long reverse on-time, at a frequency of approximately 300 Hz, followed by a long forward on-time/short reverse on-time, at a frequency of approximately 50 Hz. Good throwing power was achieved in both features.



Figure 5 – Metallization of 50 μ m microvia and 325 μ m PTH, in one process step using waveform sequencing.

Waveform sequencing can also be used for metallization of ultra-high (20:1) aspect ratio PTHs, to address the hydrodynamic inaccessibility of the PTHs. Figure 6 shows a waveform sequence consisting of a long forward on-time/short reverse on-time, followed by a short forward on-time/long reverse on-time. Using this sequence, a throwing power of 128% was obtained for a PTH with a high aspect ratio of 20:1, and a throwing power of 100% was obtained for a PTH with a low aspect ratio of 4:1.



Figure 6 – Metallization of 20:1 and 4:1 PTHs, using waveform sequencing.

Figures 7, 8 and 9 show that electrical mediation can also be applied to metallization of VLSI features on IC's. Excellent, void-free filling for 0.25, 0.5, 0.75 and 1 µm IC features were obtained with minimal overplate, using a waveform sequence consisting of a short forward ontime/long reverse on-time, followed by a short reverse on-time etching step. The minimization of overplate results in a reduction in the amount of chemical mechanical planarization (CMP) required in subsequent processing. Figure 10 shows the reduction in overplate due to the use of electrically mediated etching, as compared to DC etching.



Figure 7 – Variety of electrically mediated processes which can be applied to metallization of VLSI features.



Figure 8 – Metallization of various IC features, using electrical mediation and waveform sequencing.



Figure 9 – Metallization of IC features, using electrical mediation, with minimal overplate/CMP.



 No brighteners/levelers

 Figure 10 – Minimization of overplate/CMP, by control of etching step.

Summary

An electrically mediated process for copper plating of electronic interconnects and VLSI features is described^{23,24}. Specifically, copper plating PTHs and microvias for HDI-PWB, microvias for CSP, and IC features ranging in size from 325, 50, 1, 0.75, 0.5 and 0.25 μ m. In contrast to conventional plating art based on leveling additives, the electrically mediated process is based on predictable knowledge. Consequently, as new electronic packages are required, the electrically mediated process parameters are selected from a library of process parameters.

The critical parameters of the electrically mediated process are forward and reverse on-times and forward and reverse peak currents. By understanding the influence of hydrodynamics, macroprofiles and microprofiles on electrodeposition, the process parameters are tuned to the electronic interconnect feature of interest. In this different electronic manner. interconnect and VLSI features may be plated in a single step by sequentially changing the waveform process parameters²⁵

Acknowledgement

The authors acknowledge the efforts of L. Gebhart for the design and construction of the experimental apparatus and plating line and P. Miller for technical editing of the manuscript. The financial support of Faraday Technology, Inc. and Multilayer Technology Inc. are gratefully acknowledged.

References

¹ L. Zuckerman, "IBM to Make Smaller and Faster Chips – Second Breakthrough in a Week has Wide Uses," *The New York Times*, p. D1, September 22 1990.

² D. C. Edelstein, "Advantages of Copper Interconnects," in *Proceedings of the 12th International IEEE VLSI Multilevel Interconnection Conference*" p. 301 (1995).

³ R.D. Rust, "Fine-Line Technology: Impact of Dry Plasma Processing", *Proc. IPC Fall Meeting*, *TP IPC-TP-673*, October 1987.

⁴ M. Paunovic and M. Schlesinger Fundamentals of Electrochemical Deposition Wiley Inc. NY 1998.

⁵ E. Yung, E., L. Romankiw and R. Alkire, *J. Electrochem. Soc.*, 136(1) 206 (1989).

⁶ E. Yung and L. Romankiw, J. *Electrochem. Soc.*, 136(3) 756 (1989).

⁷ S. Castaldi and D. Fritz, in IPC Printed Circuits Expo, April 26-30, 1998.

⁸ D. Fritz, in IPC Printed Circuits Expo, April 26-30, 1998.

⁹ T. Pearson and J.K. Dennis, *J. Applied Electrochemistry*, 20, 196 (1990).

¹⁰ S. Coughlan, *Institute of Metal Finishing*, May (1996).

¹¹ R. van't Wout Hofland, "Going in Reverse", *PC FAB*, November 2000.

¹² G. Milad and M. Lefebvre, "PPR Plating for HDI", *PC FAB*, September 2000.

¹³ R. Blake, D. DeSalvo and R. Retallick, "Pulse Plating", *PC FAB*, January 2000.

¹⁴ E.J. Taylor, E.J., J. Sun and M.E. Inman *Plating & Surface Finishing*, pp. 68-73 December (2000).

¹⁵ E.J. Taylor, J.J. Sun, M.E. Inman and L. Zhang in *IPC Printed Circuits Expo*, April 3-6, 2000.

¹⁶ E.J. Taylor, J.J. Sun and M.E. Inman "Electrically Mediated Plating of Through-Holes and Microvias" *PC FAB*, March 2001. ¹⁷ E. J. Taylor, J. J. Sun, B. Hammack, C. Davidson, M. E. Inman (2002), Electrically-Mediated Plating Of Semiconductor Substrates, Chip Scale Packages And High Density Interconnect Printed Wiring Boards, *Plating & Surface Finishing*, Accepted for Publication in May Issue.

¹⁸ Electrodeposition of Metals in Small Recesses for Manufacture of High Density Interconnects Using Modulated Electric Fields, U.S. Patent No. 6,210,555, April 3, 2001.

¹⁹ Electrodeposition of Metals in Small Recesses Using Modulated Electric Fields, U.S. Patent No. 6,303,014, October 16, 2001.

²⁰ Pulse Reverse Electrodeposition for Metallization and Planarization of Semiconductor Substrates, U.S. Patent No. 6,319,384, November 20, 2001.

²¹ K.M. Takahashi and M. E. Gross, *J. Electrochem. Soc.*, **146**, 4499-4503 (1999).

²² S. Henny and H. Matejat "HDI Production Using Pulse Plating with Insoluble Anodes" *Circuitree*, February 2001.

²³ E.J. Taylor, J. Sun and C. Zhou "Electrodeposition of Metals in Small Recesses for Manufacture of High Density Interconnects Using Modulated Electric Fields", U.S. Patent Pending No. 09/239,811–29 January 1999. allowed.

²⁴ E.J. Taylor, J. Sun and C. Zhou (2001), *Pulse Reverse Electrodeposition for Metallization and Planarization of Semiconductor Substrates*, U.S. Patent No. 6,203,684, March 20.

²⁵ E.J. Taylor, J. Sun and M. Inman (2001), Sequential Electrodeposition of Metals Using Modulated Electric Fields for Manufacture of Circuit Boards Having Features of Different Sizes, U.S. Patent No. 6,309,528, October 30.